 |
 |
 |
"The Livanto wireless-soft modem is targeted at next generation mobile
phones and high performance wireless applications, plus it is fabricated
in a 90nm process, so we spent a fair amount of time selecting suitable
IP and designing the best clocking system possible. True Circuits' IP
gave us high implementation flexibility and provided us with the
functionality we required, while meeting our strict power, area and cost
targets."
Peter Hughes, Vice President of Silicon Operations, Icera Inc.
|
|
|
 |
 |
The Verilog model is very close but not perfect.
- In steady state, the Verilog model does not model any jitter that
might be present in the real PLL.
- During startup, the Verilog model will achieve lock much more quickly than the actual PLL....
- ...
|
|
|
|
|