"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas



With most TCI PLL licenses, integration support is included in the licensing fee. TCI will perform any desired customization for additional fees.


23 Apr 25 TSMC NA Technology Symposium
Santa Clara, California

25 Jun 25 TSMC China Technology Symposium
Shanghai, China

23-25 Jun 25 Design Automation Conference
San Francisco, California

24 Sep 25 TSMC NA OIP Ecosystem Forum
Santa Clara, California

Copyright © 2002-2025 True Circuits, Inc. All Rights Reserved