"Our network processors offer highly integrated voice and data capabilities by combining powerful digital signal processors, flexible packet-processing engines, and industry-standard streaming interfaces all on a single die. True Circuits has enabled these products to shine with highly differentiated PLL and DLL IP over three process generations (90nm, 65nm and 40nm). We can count on True Circuits to deliver first time working silicon and faster time to market."

Surinder Dhaliwal
Executive Director
VLSI Core Engineering
Mindspeed Technologies



A TCI deskew PLL, which provides phase-aligned divide by 1, 2, and 4 clock outputs, can facilitate generating the system clock signals, data strobes, and internal double frequency clocks used to clock the output data. Spread-spectrum PLLs can also be used to generate the system clock to lower EMI emissions.


22 Apr 14 TSMC NA Technology Symposium
San Jose, California

1 May 14 TSMC NA Technology Symposium
Austin, Texas

2-4 Jun 14 Design Automation Conference
San Francisco, California

30 Sep 14 TSMC OIP Ecosystem Forum
San Jose, California

Copyright © 2002-2014 True Circuits, Inc. All Rights Reserved