"The increasing demand for performance-intensive handheld devices and rising time-to-market pressures heightens the need for design turnkey providers to endow ASIC customers with more predictable and robust SoC solutions. With True Circuits' PLL and DLL at TSMC 55nm, we were able to achieve low jitter for DDR 800Mbps and enter into mass production with very stable yield."

Yao Lee
Strategic Marketing Manager
Alchip Technologies



The PLL licensing fees do not include royalties. They permit a specific TCI PLL design for a specific semiconductor process to be used in a single production chip design and its future versions that correct functionality. TCI PLLs can be used on additional chip designs for additional licensing fees.


24 Jun 24 True Circuits Introduces the JSPICETM Design Environment (JDETM) at the Design Automation Conference

06 Jul 23 True Circuits Attends 60th Design Automation Conference and Celebrates 25 Years of Timing Excellence!

05 Jul 23 True Circuits Announces Availability of JSPICETM Simulation and Design Environment

08 Jul 22 True Circuits Attends 59th Design Automation Conference

Copyright © 2002-2024 True Circuits, Inc. All Rights Reserved