"Our mission is to provide predictable, reliable and cost-effective ASIC solutions, while reducing risk at each step of the process and improving time-to-market. True Circuits PLLs and DLLs are feature rich, easily integrated and well supported, helping us to deliver quality analog IP and faster design implementations to our ASIC customers."

Hans Bouwmeester
Director of IP
Open-Silicon



Not usually. All our cell names are prefixed by "TCI_cellname_". As a result, our PLLs do not conflict with each other, and they usually don't conflict with our customers' cell names.


24 Jun 24 True Circuits Introduces the JSPICETM Design Environment (JDETM) at the Design Automation Conference

06 Jul 23 True Circuits Attends 60th Design Automation Conference and Celebrates 25 Years of Timing Excellence!

05 Jul 23 True Circuits Announces Availability of JSPICETM Simulation and Design Environment

08 Jul 22 True Circuits Attends 59th Design Automation Conference

Copyright © 2002-2024 True Circuits, Inc. All Rights Reserved