|
ULTRA PLL
SPECIFICATION SHEET
PART: TCI-TN12FFCLLLVT-ULHPLL
Version: 1.5
|
 |
|
|
|
|
Divided reference frequency range |
10KHz – 750MHz
|
Total output frequency range |
7.32KHz – 3GHz
|
/1 output frequency range |
15MHz – 3GHz
|
Reference divider values |
1–4096
|
Integer feedback divider values |
1–262144 (1–2^18)
|
Fractional feedback divider bits (min) |
26 (10 precise)
|
Output divider values |
1–2048
|
Number of output phases |
2
|
Output phase separation |
50% output cycle
|
Output phase accuracy |
+/–2.5% output cycle @ 3GHz
|
/1 output multiples of div. reference |
1–262144
|
Bandwidth adjustment ratio |
1:2^32
|
Feedback signal delay (max) |
n/a (FB internal)
|
Output duty cycle (nom, tol) |
50%, +/–1%
|
Static phase error (max) |
n/a
|
Period jitter (P-P) (max) |
|
Long-term jitter (RMS) (max) |
|
|
Power dissipation (nom) |
|
Reset pulse width (min) |
5us
|
Reset /1 output frequency range |
~3GHz if enabled
|
Lock time (min allowed) |
|
Freq. overshoot (max) |
|
Area (including isolation) (max) |
|
|
Number of PLL supply pkg. pins |
1 VDDA, 1 VSSA (preferred)
|
Low freq. supply noise est. (P-P) (max) |
+/–5% VDDA
|
Low freq. sub. noise est. (P-P) (max) |
+/–5% VDDA
|
Ref. input jitter (long-term, P-P) (max) |
|
Ref. input spread-spectrum modulation |
|
Reference H/L pulse width (min) |
|
Synchronous bypass included |
Yes
|
|
Process technology |
TSMC CLN12FFCLL 12nm
|
Supply voltage (VDD, VDDA) (nom, tol) |
0.8V, +/–10%
|
Junction temperature (nom, min, max) |
70C, –40C, 125C
|
|
