"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas

The PLL licensing fees do not include royalties. They permit a specific TCI PLL design for a specific semiconductor process to be used in a single production chip design and its future versions that correct functionality. TCI PLLs can be used on additional chip designs for additional licensing fees.