|
"TCI's low-jitter high-resolution clock generator PLL
helped us produce a more flexible IC for our customers and enabled us
to meet our time-to-market goals. The True Circuits IP enabled us to
set up multiple clock domains on a single SOC that previously required
five separate ICs."
Gerard Yeh, Director of VLSI Design, Oak's TeraLogic Group
|