"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas



Our standard licensing agreement does not permit the re-sale of a TCI PLL. However, such terms are available for additional fees.


13 Apr 10 TSMC U.S. Technology Symposium
San Jose, California

14-16 Jun 10 Design Automation Conference
Anaheim, California

1 Sep 10 Global Technology Conference 2010
Santa Clara, California

16 Sep 10 GSA Emerging Opportunities Expo & Conference
Santa Clara, California

Copyright © 2002-2010 True Circuits, Inc. All Rights Reserved