"Nuvoton Israel needed a high performance, wide spectrum, scalable and accurate timing solution for our industry leading server management SoC design. We found True Circuits' clock generator PLLs a perfect match to our design needs in various process nodes to date."

Uri Trichter
Senior Director Server BU
Nuvoton Technology Corp.



The chip should have separate analog supply pads for the PLL. The PLL should be located near the edge of the chip, away from large output busses. See the "User Guidelines" document for additional information.


7 Apr 15 TSMC NA Technology Symposium
San Jose, California

16 Apr 15 TSMC NA Technology Symposium
Austin, Texas

8-10 Jun 15 Design Automation Conference
San Francisco, California

17 Sep 15 TSMC OIP Ecosystem Forum
San Jose, California

Copyright © 2002-2015 True Circuits, Inc. All Rights Reserved