"We have been licensing TCI PLLs for our network processors and data and traffic management chips for two years. TCI has always delivered PLLs to us that worked the first time. They have spec'ed and delivered the PLLs as promised, and their expertise in PLL design has been unquestionable."

George Serhan, VLSI Director, AMCC



A TCI deskew PLL, which provides phase-aligned divide by 1, 2, and 4 clock outputs, can facilitate generating the system clock signals, data strobes, and internal double frequency clocks used to clock the output data. Spread-spectrum PLLs can also be used to generate the system clock to lower EMI emissions.


31 Mar - 1 Apr 09 IP Symposium
San Jose, California

21 Apr 09 TSMC U.S. Technology Symposium
San Jose, California

26-31 Jul 09 Design Automation Conference
San Francisco, California

1 Oct 09 GSA Emerging Opportunities Expo & Conference
Santa Clara, California

Copyright © 2002-2009 True Circuits, Inc. All Rights Reserved