"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas



Our standard licensing agreement does not permit the re-sale of a TCI PLL. However, such terms are available for additional fees.


20-24 Jul 20 Design Automation Conference
Virtual Event

24 Aug 20 TSMC NA Technology Symposium
Virtual Event

25 Aug 20 TSMC NA OIP Ecosystem Forum
Virtual Event

25 Aug 20 TSMC Europe Technology Symposium
Virtual Event

Copyright © 2002-2020 True Circuits, Inc. All Rights Reserved