"We chose TCI because of their expertise in PLLs and the proven nature of their PLL designs. By going with TCI in the future, we feel we can spend more time designing our embedded cores and less time doing test chip integration work."

Ken Reimer
Austin Design Center Manager
ARM



The cycle-to-cycle jitter for a divided output clock is the same percentage of the divided clock period as that for an undivided clock in the worst case of low-frequency supply/substrate noise. However, the cycle-to-cycle jitter for any divided clock expressed in units of time cannot exceed twice the long-term jitter by their definitions.


20-24 Jul 20 Design Automation Conference
Virtual Event

24 Aug 20 TSMC NA Technology Symposium
Virtual Event

25 Aug 20 TSMC NA OIP Ecosystem Forum
Virtual Event

25 Aug 20 TSMC Europe Technology Symposium
Virtual Event

Copyright © 2002-2020 True Circuits, Inc. All Rights Reserved