"With True Circuits' silicon-proven PLLs and DLLs in our industry-leading design portfolio and flow, our ASIC customers benefit with exceptional performance and reliability. Combined with our custom chip design expertise, these hard macros enable us to quickly and cost-effectively implement ASIC designs with analog components for high-volume applications."

Prasad Subramaniam
Vice President Design Technology
eSilicon



When calculating the timing budgets, one may need to consider the worst-case static phase offset, duty cycle error, cycle-to-cycle jitter, and possibly tracking jitter from the PLL, the worst-case skew and jitter from the clock distribution, and the worst-case setup, hold, and clock-to-output times for the clocked elements.


23 Apr 19 TSMC NA Technology Symposium
Santa Clara, California

2-6 Jun 19 Design Automation Conference
Las Vegas, Nevada

18 Jun 19 TSMC China Technology Symposium
Shanghai, China

26 Sep 19 TSMC NA OIP Ecosystem Forum
Santa Clara, California

Copyright © 2002-2019 True Circuits, Inc. All Rights Reserved