"We selected TCI's clock generator PLL because of its small size, wide frequency range and superior low-jitter performance. This will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."

Hideya Horikawa
Senior Design Engineering Manager
Renesas



When calculating the timing budgets, one may need to consider the worst-case static phase offset, duty cycle error, cycle-to-cycle jitter, and possibly tracking jitter from the PLL, the worst-case skew and jitter from the clock distribution, and the worst-case setup, hold, and clock-to-output times for the clocked elements.


1 May 18 TSMC NA Technology Symposium
Santa Clara, California

9 May 18 TSMC NA Technology Symposium
Austin, Texas

22 May 18 TSMC China Technology Symposium
Shanghai, China

25-27 Jun 18 Design Automation Conference
San Francisco, California

Copyright © 2002-2018 True Circuits, Inc. All Rights Reserved