**Summary**

The TCI DDR PHY is a high-performance, scalable system using a radically new architecture that continuously and automatically adjusts each pin individually, correcting skew within byte lanes. This state-of-the-art tuning acts independently on each pin, data phase and chip select value. Read gate and data eye timing are also continuously adjusted. Automatic training is included for multi-cycle write leveling and read gate timing, read/write data eye timing, and PHY Vref and DRAM Vref settings.

Remarkable physical flexibility allows the PHY to adapt to each customer’s die floorplan and package constraints, yet is delivered and verified as a single unit for easy timing closure with no assembly required.

The PHY is DFI 4.0 compliant, and when combined with a suitable DDR memory controller, a complete and fully-automatic DDR system is realized. The PHY is silicon proven and immediately available in the TSMC 28nm HPC/HPC+ process, with additional foundry processes to follow.

**Features**

- Supports DDR4-3200, DDR3/L/U, LPDDR4 and LPDDR3, simultaneously with one hard macro
- DFI 4.0 compliant
- Supports x4, x8 and x16 DRAMs
- Up to 72 bits wide
- Up to 4 chip selects
- Includes PLL, with frequency multiplication from low frequency reference
- Per pin architecture automatically corrects skew, increases data eye and eliminates most parallel interface problems
- Continuous adjustment of read gate and data eye timing
- Automatic Training includes:
  - Multi-cycle write leveling
  - Multi-cycle read gate training
  - Per pin read data eye training (including PHY Vref)
  - Per pin write data eye training (including DRAM Vref)
- Localized and optimized PHY-to-memory controller interface to ease timing closure
- Full speed read/write BIST with pseudo-random data, mux-scan ATPG and 1149.1 Boundary Scan
- Circuity in each pin able to measure the data eye and jitter, and calculate flight delays

**Key Features**

<table>
<thead>
<tr>
<th>Feature</th>
<th>Benefit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Automatic Deskew</td>
<td>Skew among pins is automatically corrected; intentional skew can reduce SSO</td>
</tr>
<tr>
<td>Tuning</td>
<td>State-of-the-art tuning is the key to a high performance DDR system</td>
</tr>
<tr>
<td>Complete PHY</td>
<td>Completely assembled and validated hard PHY and I/O ring means no assembly is required and performance is guaranteed</td>
</tr>
<tr>
<td>Flexibility</td>
<td>Proprietary tools generate and validate a PHY fitted to the customer’s die floorplan and package</td>
</tr>
<tr>
<td>Timing Closure</td>
<td>Memory controller to PHY timing closure is eased by a localized and optimized interface</td>
</tr>
<tr>
<td>Instrumentation</td>
<td>PHY resources can measure data eye and jitter per pin, speeding up board bring-up</td>
</tr>
</tbody>
</table>

www.truecircuits.com/ddr_phy.html
**DDR 4/3 PHY**

### High Performance

**TUNING FOR PERFORMANCE**
The PHY has been designed from the ground up to provide extensive, automatic and continuous tuning. Each pin constantly adjusts separate read data eyes for even and odd data phases, taking jitter into account. Tuning is also done separately for each chip select value. Pervasive tuning is the key to performance.

**TIMING CLOSURE**
To make timing closure of the DDR PHY to the memory controller faster, the interface from PHY to memory controller is localized and optimized for easy timing.

**AUTOMATIC TRAINING**
DDR4 systems require a great deal of training to function properly. The TCI PHY, combined with an appropriate controller, does all of the required training with almost no user interaction. Low overhead, incremental training can be done at the user's discretion to achieve even higher data rates.

Automatic training includes multi-cycle write leveling and read gate training, and per pin read and write data eye training.

**TOOLS**
TCI uses many proprietary tools to achieve a level of quality, flexibility and automation unseen in mixed-signal design, and not currently available in this type of hard IP.

### Easy Integration

**NO ASSEMBLY REQUIRED**
The PHY is fully tested and verified with state-of-the-art timing analysis. Through a careful, joint process, the I/O ring and package are co-designed prior to PHY delivery, so that the PHY can be fully described, verified and delivered as a whole. Tremendous flexibility is allowed and no assembly is required.

**LOWERING PACKAGE AND BOARD COSTS**
Simpler and cheaper (fewer layer) chip packages and boards can be designed by eliminating the need for matched trace lengths, and by allowing for tremendous flexibility in the I/O ring/package co-development.

By intentionally skewing adjacent pins, lower cost power delivery systems can be used, and wire bond packages can be used at a higher speed.

**MEASUREMENT RESOURCES FOR CHARACTERIZATION**
The PHY contains many resources that can be set up to quickly characterize a new chip, a package or a customer's PCB board. Per pin measurements include: DQ switching jitter, read DQS jitter, read data eye, write data eye, Vref sensitivity and flight times. Pin and pattern weaknesses can be found quickly, without expensive lab equipment. Using an appropriate controller, the DDR interface can be fully characterized without CPU interaction.

**TEST**
The PHY includes a full speed read/write BIST, which tests the complete read and write paths of every pin simultaneously with pseudo-random data. The PHY design kits include industry-standard boundary scan chains and all the appropriate views for DFT.

---

**True Circuits, Inc.**
4300 El Camino Real, Suite 200
Los Altos, CA 94022
Phone: 650.949.3400
Fax: 650.949.3434
sales@truecircuits.com

www.truecircuits.com/ddr_phy.html