"The increasing demand for performance-intensive handheld devices and rising time-to-market pressures heightens the need for design turnkey providers to endow ASIC customers with more predictable and robust SoC solutions. With True Circuits' PLL and DLL at TSMC 55nm, we were able to achieve low jitter for DDR 800Mbps and enter into mass production with very stable yield."

Yao Lee
Strategic Marketing Manager
Alchip Technologies



The Verilog model is very close but not perfect.

  • In steady state, the Verilog model does not model any jitter that might be present in the real PLL.
  • During startup, the Verilog model will achieve lock much more quickly than the actual PLL....
  • ...


15 Mar 16 TSMC NA Technology Symposium
San Jose, California

24 Mar 16 TSMC NA Technology Symposium
Austin, Texas

6-8 Jun 16 Design Automation Conference
Austin, Texas

22 Sep 16 TSMC OIP Ecosystem Forum
San Jose, California

Copyright © 2002-2016 True Circuits, Inc. All Rights Reserved